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Abstract In this work, we consider the reformulation of hierarchical (H)
matrix algorithms for many-core processors with a model implementation on
graphics processing units (GPUs). H matrices approximate specific dense ma-
trices, e.g., from discretized integral equations or kernel ridge regression, lead-
ing to log-linear time complexity in dense matrix-vector products. The paral-
lelization of H matrix operations on many-core processors is difficult due to
the complex nature of the underlying algorithms. While previous algorithmic
advances for many-core hardware focused on accelerating existing H matrix
CPU implementations by many-core processors, we here aim at totally rely-
ing on that processor type. As main contribution, we introduce the necessary
parallel algorithmic patterns allowing to map the full H matrix construction
and the fast matrix-vector product to many-core hardware. Here, crucial in-
gredients are space filling curves, parallel tree traversal and batching of linear
algebra operations. The resulting model GPU implementation hmglib is the,
to the best of the authors knowledge, first entirely GPU-based Open Source H
matrix library of this kind. We conclude this work by an in-depth performance
analysis and a comparative performance study against a standard H matrix
library, highlighting profound speedups of our many-core parallel approach.
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1 Introduction
In many fields of applications we are required to solve large dense linear sys-
tems of equations of the form
Aφ,Y×Yx = b (1)
with
Aφ,Y×Y =
 φ(y1,y1) · · · φ(y1,yN )... . . . ...
φ(yN ,y1) · · · φ(yN ,yN )
 , x,b ∈ RN . (2)
where Y := {y1, . . . ,yN} ⊂ Ω is a set of N points in a space Ω ⊂ Rd and
φ : Ω × Ω → R is a bivariate kernel function operating on that domain. In
kernel-based interpolation [40], the linear system (1) arises in the computation
of interpolation coefficients. In Gaussian Process Regression (GPR) [34] kernel
φ is a covariance function and Aφ,Y×Y is replaced by (Aφ,Y×Y + σ2I) with σ2
a (scalar) variance and I the unity matrix. The same modified system also
shows up in kernel ridge regression [39]. Integral equations, discretized by
e.g. collocation, lead to similar linear systems. Note that, even though we here
stick to the model problem (1) with collocation matrices of type (2), all our
developments can be equally applied e.g. in the context of boundary element
method problems.
The problem size N might get very large. As an example, N could be the
number of training samples in machine learning by kernel ridge regression.
This can grow up to tens to hundreds of millions of samples or even more,
depending on the application. At this point, obviously, linear solvers for (1)
based on direct factorization get intractable due to their O(N3) complexity.
This is overcome by iterative solvers with fast approximate dense matrix-vector
product.
In this work, we address the topic of parallelization of the fast approxi-
mate dense matrix-vector product based on hierarchical matrices (H matrices)
[12,4,21,22]. Using H matrix techniques, a matrix-vector product for a fixed
approximation accuracy is done in O(N logN) operations, given φ is asymp-
totically smooth, cf. Section 2. Similar to panel clustering [25] and multipole
techniques [20], the core idea is to distinguish between subsets Yi×Yj ⊂ Y×Y,
where Yi and Yj are “close” to each other or “far away”. In H matrices, a tree-
based spatial decomposition of Y × Y is done. Nodes in that tree correspond
to subsets of Yi×Yj ⊂ Y ×Y and thus to sub-blocks of Aφ,Y×Y . Based on an
admissibility condition, these sub-blocks are either identified as close and thus
directly evaluated or as far and thus approximated. Approximation is done
either using expansions of the kernel function φ or using low-rank approxi-
mations of the algebraically given matrix sub-block. In this work, low-rank
approximations by adaptive cross approximation (ACA) [6] are considered,
leading to a purely algebraic approach. A further refinement of H matrix
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techniques leads to H2 matrices [24,23,9] that even exhibit O(N) time com-
plexity. Nevertheless, due to a higher algorithmic complexity, we for now stick
to the classical H matrix techniques.
H matrix techniques speed up the solution process of (1) significantly. Nev-
ertheless, large to huge problem sizes still cannot be tackled using a single pro-
cessor core or just one workstation with a limited amount of memory. Therefore
parallelization of the H matrix method is crucial. Parallelization of H matrix
methods on standard processors (CPUs) is an active research field. Research
in this domain ranges from shared-memory to distributed-memory parallel H
matrix implementations on CPUs. The results of this research are a set of
parallel H matrix libraries, which include, but are not limited to H-Libpro
[28,12,26,19], which is rather feature-complete with a shared-memory paral-
lelization and limited distributed-memory support, AHMED (Another software
library on hierarchical matrices for elliptic differential equations) [3] and DMHM
(Distributed-Memory Hierarchical Matrices) [33] with a distributed-memory
parallelization, H2Lib [10] with some support for shared-memory parallelism
and work based on the related Hierarchically Semi-Separable (HSS) matrices
[36] with the software STRUMPACK [35,18], where the latter one is parallelized
for shared- and distributed-memory. Another related, strongly CPU-parallel
software for problems of type (1), (2) is PetRBF [43]. In contrast to the above
works, we here address parallelization on many-core processors.
Many-core processors such as graphics processing units (GPUs) or Intel
Xeon Phi reflect recent developments in chip production and high performance
computing (HPC): Future parallel computers might show a dramatic growth
in the number of parallel processing units with a strong (negative) impact on
scalability of current shared-memory and distributed-memory parallelizations.
Many-core processors are often assumed to be an optimal testbed for refor-
mulations of classical algorithms towards a massive amount of parallelism,
preparing for future parallel computers.
In this work, we will discuss fundamental research on new formulations
of standard H matrix algorithms in order to expose as much parallelism as
possible to many-core hardware. Our new algorithms are then implemented
on a model hardware, namely GPUs (by NVIDIA). We claim that all of our
algorithmic developments equivalently apply to GPU hardware of other ven-
dors or to the Xeon Phi architecture. There is a small set of related work
for H matrices on many-core hardware. In [11], the GPU-acceleration of the
quadrature in a H2 matrix method for boundary element method problems is
considered. Moreover, in [27] many-core parallel LU-factorization for H ma-
trices is presented and evaluated on a Xeon Phi device. However, these works
have in common that many-core hardware is only used as an accelerator or
for another computing task, and not as main computing device for the fast
matrix-vector product. In contrast, we want to rely completely on many-core
parallel hardware for the full H matrix construction and the H matrix-vector
product.
Other works in the field of many-core hardware concentrating on matrices
of type (2) or using other methods are the ASKIT library [30] which uses GPU
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acceleration and some very specific tree-based approximation technique and
fast multipole methods [42,2] with e.g. the multi-GPU parallel library ExaFMM
[42]. While these approaches are very promising for these specific matrices,
our main intention is to parallelize the entirely algebraic H matrix technique,
allowing to be used in much more applications.
Fully relying on many-core hardware specifically requires us to provide
many-core parallel reformulations of the underlying spatial data structure,
the tree construction and traversal, bounding box computations and the con-
struction and evaluation of both the dense matrix parts as well as the low-rank
matrix approximations. We propose several algorithmic patterns for many-core
processors in context of H matrices. Space filling curves, i.e. Z order curves,
are discussed as parallelized spatial data structure. This goes back to work on
the fast construction and evaluation of bounding volume hierarchies on GPUs
[29]. We use a parallel formulation of tree traversal using an array-based tree
description (cf. [31] for a background on GPU-based tree traversal). Batch-
ing or work aggregation, cf. e.g. [15,1] allows to express parallelism even for
code parts in which many similar non-equally sized subtasks are done, strongly
optimizing bounding box calculations and low-rank approximations.
As a result of these developments, the author provides an Open Source
reference implementation on GPU, which is called hmglib [45]. To the best of
the authors knowledge, this is the first entirely GPU-based H matrix library
of this kind. For completeness, we should state that there is ongoing research
on multi-GPU parallel hierarchical matrices in a library called KSPARSE [13],
which is however not published and not available for download. Since very
recently, there exists a preprint [14] of the authors of [13], discussing the par-
allel, batched GPU-based implementation of matrix factorizations in context
of hierarchical matrices. However, it does not become clear, whether the full
algorithm (beyond the batched linear algebra) is performed on GPU. More-
over, the underlying code is not published. Therefore, we still claim that the
proposed work is the first available entirely GPU-based H matrix method.
From a technical point of view, we will show that our many-core parallel
model implementation on one GPU outperforms a classical sequentially run-
ning CPU-based H matrix library by more than two orders of magnitude in
the H matrix construction and by roughly one order of magnitude for the H
matrix-vector product for a discussed model problem. Nevertheless, our main
intention is to show the changes that are to be done to get an entirely many-
core parallel implementation. This shall lead to a better understanding and
preparation for future intrinsically extremely parallel computing hardware.
Section 2 introduces hierarchical matrices and adaptive cross approxima-
tion. Thereafter, Section 3 discusses a simplified programming model for many-
core processors. This model allows to formulate many-core parallel program-
ming patterns such as tree traversal or batching of similar sized sub-tasks.
These patterns are introduced in Section 4 and applied in Section 5 to provide
many-core parallel algorithms for H matrices. Section 6 treats the reference
GPU implementation covering an in-depth benchmark and empirical perfor-
mance analysis. Finally, Section 7 concludes this work by a short summary.
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2 H matrix background
In the following, we will briefly summarize the necessary algorithmic and math-
ematic aspects of H matrices. This overview is partially based on [12]. For
further reading see e.g. [21].
Let us start by identifying the points in Y = {y1, . . . ,yN} by their index
set I := {1, . . . , N}. A single entry φ(yi,yj) of the system matrix Aφ,Y×Y
corresponds an index tuple (i, j). Later, we will build clusters τ , i.e. specific
subsets τ ⊂ I. We can identify the product of two clusters, e.g. τ × σ ⊂ I × I,
with a sub-matrix Aφ,Y×Y |τ×σ of the system matrix Aφ,Y×Y . We will need this
dual view between sets of index tuples and matrix entries to better understand
the basic algorithmic idea of H matrices.
A kernel function φ : Ω × Ω → R is called asymptotically smooth if there
are constants Cas1, Cas2 ∈ R>0 such that
|∂αx ∂βy φ(y,y′)| ≤ Cas1(Cas2‖y − y′‖)−|α|−|β|α+ β|φ(y,y′)|
for all y,y′ ∈ Ω with y 6= y′ and all multi-indices α,β ∈ Nd0. Fixing y ∈ Ω,
the kernel evaluation φ(y,yfar) of an approximately smooth kernel function
can be approximated with a controlled, small error, in case the point yfar
is far away from y. In the H matrix approach, an admissibility condition
identifies matrix blocks Aφ,Y×Y |τ×σ that represent interactions of points with
indices τ that are far away from points with indices σ. Admissible matrix
blocks are traditionally approximated via series expansions of kernel φ. We
here consider the well-known alternative approach to approximate the matrix
blocks by low-rank approximations as e.g. in [6].
2.1 Clustering
The cluster tree TI = (VI , γ, µ) is a hierarchical spatial data structure on I (or
Y). VI is the set of nodes in the tree, γ a mapping γ : VI → P(VI) of the nodes
to their children and µ : VI → P(I) a mapping of the nodes to their value.
Here, the value of each node is a cluster in I, i.e. a subset of I. A cluster tree
has to fulfill
(C1) µ(v) ∈ P(I) \ {∅}, for all v ∈ VI ,
(C2) µ(root(T )) = I,
(C3) if v ∈ VI is a leaf, i.e. γ(v) = ∅, then |µ(v)| ≤ Cleaf and
(C4) if v ∈ VI is no leaf, then it has exactly two sons γ(v) = {v1, v2} and
µ(v) = µ(v1) ·∪µ(v2).
Thereby, the cluster tree divides the full set I (C2) into a hierarchy of clusters,
where non-empty clusters of I (represented by nodes in TI , C1) are disjointly
partitioned into two smaller clusters (C4). In case a cluster is no longer par-
titioned (thus represented by a leaf), its size is bound from above by Cleaf
(C3).
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In cardinality-based clustering (CBC) [12], an algorithm to create the clus-
ter tree decomposes the sets τ = γ(v) such that the subsets in the child nodes
of v have similar size. Moreover, the subsets shall build geometrically distinct
clusters. A CBC based on space filling curves will be introduced in Section 4.4.
The splitting in the cluster tree construction is continued as long as |τ | > Cleaf .
2.2 Bounding box admissibility
In this work, we will restrict ourselves to an admissibility condition based
on bounding boxes for clusters. Other choices are possible [21]. For a cluster
τ ⊂ I, the bounding box Qτ is given as
Qτ :=
d∏
i=1
[
a(i)τ , b
(i)
τ
]
with a
(i)
τ := minj∈τ y
(i)
j , b
(i)
τ := maxj∈τ y
(i)
j and yj :=
(
y
(1)
j , . . . , y
(d)
j
)>
. One
admissibility condition for an index block τ × σ ⊂ I × I is
min {diam(Qτ ),diam(Qσ)} ≤ ηdist(Qτ , Qσ) (3)
with η ∈ R≥0 a parameter balancing convergence and algorithmic complexity.
Diameter diam(Qτ ) and distance dist(Qτ , Qσ) of bounding boxes are defined
by
diam(Qτ ) :=
(
d∑
i=1
(b(i)τ − a(i)τ )2
)1/2
,
dist(Qτ , Qσ) :=
(
d∑
i=1
(
max
{
0, a(i)τ − b(i)σ
}2
+ max
{
0, a(i)σ − b(i)τ
}2))1/2
.
2.3 Block cluster tree
A hierarchy over blocks τ×σ ⊂ I×I is induced by the block cluster tree TI×I =
(VI×I , γ, µ), with γ the child node map and µ : VI×I → P(I × I) the map of
nodes to their values, i.e. blocks. Note that we re-use here the same notation (γ,
µ) as for the cluster tree. Algorithm 1 implicitly defines the block cluster tree.
For given cluster tree nodes v1, v2 (corresponding to clusters µ(v1) = τ, µ(v2) =
σ), a block cluster tree node w with µ(w) := µ(v1)× µ(v2) (corresponding to
µ(w) = τ × σ) and parameter Cleaf , this algorithm recursively constructs a
block cluster tree. Procedure build block cluster tree is initially launched
with v1 and v2 each being a root of the cluster tree TI and node w is initialized
to represent the index block I × I. By construction, the leafs of TI×I , namely
LI×I := {w ∈ VI×I | γ(w) = ∅}, correspond to index blocks that form a
partition of I × I.
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Algorithm 1 Algorithm to build a block cluster tree
procedure build block cluster tree(v1, v2, w, Cleaf )
(τ, σ)← (µ(v1), µ(v2))
if τ × σ is not admissible and |τ | > Cleaf and |σ| > Cleaf then
γ(w)← ∅
for v′1 ∈ γ(v1) do . Loop over all combinations of children in both cluster trees.
for v′2 ∈ γ(v2) do
µ(w′)← µ(v′1)× µ(v′2) . Set block cluster of new node w′.
γ(w)← γ(w) ∪ {w′} . Add new node to children of w.
build block cluster tree(v′1, v
′
2, w
′, Cleaf )
end for
end for
else
γ(w)← ∅ . No child nodes are created, i.e. w becomes a leaf.
end if
end procedure
2.4 Rk-matrices and adaptive cross approximation
If a node w in a block cluster tree corresponds to an index block τ ×σ ⊂ I× I
that is admissible, the corresponding sub-matrix Aφ,Y×Y |τ×σ ∈ R|τ |×|σ| is
replaced by an Rk matrix Rτ×σ ∈ R|τ |×|σ|. An Rk matrix Rτ×σ is given as
Rτ×σ = Uτ×σV >τ×σ, Uτ×σ ∈ R|τ |×k, Vτ×σ ∈ R|σ|×k ,
that is, it has a maximum rank of k. Moreover, using Uτ×σ and Vτ×σ, a
matrix-vector product involving Rτ×σ can be computed in O (r · (|τ |+ |σ|))
operations.
While there are many (problem-dependent) ways to approximate
Aφ,Y×Y |τ×σ, we here aim at using a purely algebraic low-rank approximation
method to derive Rτ×σ. Our method of choice is the adaptive cross approx-
imation (ACA) [6,5]. This method builds a low-rank approximation by an
iterative rank-one update process that is terminated based on the eror  in the
Frobenius norm ‖ · ‖F .
One version of adaptive cross approximation is given in Algorithm 2. It
follows the lines of [5]. The algorithm computes for a general matrix A ∈
Rm×n and error threshold  matrices U ∈ Rm×kmax , V ∈ Rn×kmax such that
A ≈ UV >. In case the algorithm terminates due to the stopping criterion,
kmax becomes the (adaptively computed) rank such that ‖A − UV >‖F ≤ .
Otherwise, the maximum rank of kmax is hit. The choice of a column pivot
index jr is strongly problem-dependent. For simplicity, we choose jr such that
‖uˆr‖2 > 0 for small  in the range of machine precision. In our practical
implementation, we will, however, avoid to evaluate the stopping criterion and
will only impose the maximum rank kmax. As we will see in Section 6.4, kmax
can be chosen rather small due to the exponential convergence of ACA for
appropriate kernel functions φ. For more details on ACA, see [5,6].
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Algorithm 2 Adaptive cross approximation (ACA) for A ∈ Rm×n [5][6]
function compute adaptive cross approximation(A, )
kmax ← k
for r = 1, 2, . . . , k do
uˆr = A1:m,jr −
∑r−1
l=1 ul(vl)jr , . Col. index jr depending on implementation
ur = (uˆir )
−1uˆr, with |(uˆr)ir | = ‖uˆr‖∞ . Row index ir given as pivot position
vr = (Air,1:n)
> −∑r−1l=1 (ul)irvl
if
(
‖ur‖2‖vr‖2 ≤ (1.0−η)1.0+
∥∥∑r
l=1 ulvl
∥∥
F
)
then . Stopping criterion
kmax ← r . kmax is adaptively found rank
stop loop
end if
end for
U ← (u1, . . . ,ukmax )
V ← (v1, . . . ,vkmax )
return U , V
end function
Algorithm 3 Matrix-vector product with an H matrix L ∈I×I
function matrix vector product(L, w, x, z)
if γ(w) 6= ∅ then
for w′ ∈ γ(w) do
matrix vector product(L, w′, x, z)
end for
else
τ × σ ← µ(w)
if τ × σ is admissible then
t← V >τ×σ x|τ
z|τ ← z|τ + Uτ×σt
else
z|τ ← z|τ + L|τ×σ x|σ
end if
end if
return z
end function
2.5 H-matrices and their matrix-vector product
Formally, a general matrix L ∈ R|I|×|I| is — for fixed k ∈ N and block cluster
tree TI×I — called H matrix of blockwise rank k, if
rank(L|τ×σ) ≤ k
for all index blocks τ × σ in admissible leafs. The operation to transform an
existing dense matrix, e.g. Aφ,Y×Y , to H matrix form is called truncation. It
involves the introduction of a cluster tree TI , a block cluster tree TI×I and the
computation of a low-rank approximation of matrix blocks corresponding to
admissible leafs.
The (fast) matrix-vector product of an H matrix L ∈ R|I|×|I| with a vector
x ∈ R|I|, that is, the efficient evaluation of
z := z + Lx ,
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is summarized in Algorithm 3. The algorithm recursively traverses the block
cluster tree for an initially given (root) node w and applies a low-rank matrix-
vector product for admissible blocks and the full dense matrix for non-admis-
sible blocks. If we launch matrix vector product with w corresponding to
I × I and L being the truncated version of Aφ,Y×Y , it can be shown that the
algorithm has a complexity of O(k ·N logN) [21].
3 Programming model for many-core parallel algorithms
In this Section, we introduce the terminology to describe efficient and scalable
parallel many-core algorithms. Note that, to the best of the author’s knowl-
edge, a common abstract programming model for many-core architectures is
still missing. Therefore, algorithmic work on GPUs or Xeon Phi often addresses
many details of these architectures. In contrast, we use a strongly simplified
programming model, avoiding most of the technical details of classical many-
core literature. Our model is based on two observations. First, a crucial part of
a lot of many-core parallel algorithms requires almost no interaction between
the involved parallel compute units, that is, they are close to embarrassingly
parallel. Second, vendors (or enthusiasts) provide extremely efficient many-
core parallel implementations of base algorithms (reductions, scan operations,
etc.) for more complex parallel algorithmic patterns. Therefore, we claim that
we can build all algorithms of interest by combinations of almost embarrass-
ingly parallel kernels and standardized parallel algorithms. They are defined
in more detail in the following paragraphs.
3.1 Almost embarrassingly parallel kernels
The kind of compute kernels we discuss here are strongly related to the bulk
synchronous parallel model, cf. [38]: We introduce an (in principle) infinite
number of virtual parallel threads. In each parallel thread, the same piece of
sequential code is executed. Different memory accesses / execution paths are
realized by a thread index which is associated to each thread.
All threads are aggregated in a kernel, which gets the number of threads to
execute at launch time. The kernel terminates when all threads have stopped
the execution of the sequential code. The sequential code (per thread) can
either use local memory, which can only be read by that single thread, or global
memory, which is available to all threads. At the end of the kernel execution,
all local memory data is lost while global memory entries remain available.
Whenever a single thread writes to a given global memory entry, read or write
operations on that memory entry (by another thread) are invalid / prohibited.
Reading (without writing) from a common global memory location by multiple
threads in one kernel is possible.
One exception to the write rule is available in case of atomic operations
(usually atomic add or atomic compare and swap) on global memory. Atomic
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operations issued by different threads on one common global memory location
are all correctly executed, even if this meas that threads get serialized. How-
ever, the ordering of the execution is not assured. Therefore, atomic operations
are only useful in very few cases (e.g. counters).
Note that the actual mapping of threads to hardware processing units is not
part of the model. This especially allows to define parallel programs indepen-
dent of the number of available hardware threads. Moreover, the beforehand
given definition of computing kernels does not give any hints towards the per-
formance of their actual mapping to a given hardware platform. Let us give
examples for GPUs. Here, global memory accesses are fast if they are done
consecutively for consecutive thread indices, that is, threads 0,1,2,3,. . . ac-
cess memory entries e, e + 1, e + 2, e + 3, ... . In contrast, random access has
rather low performance. Moreover, conditionals in the thread-sequential code
of a kernel might have a severe impact on performance on GPUs if thread
execution paths diverge. Other architectures might have similar limitations.
3.2 Standardized parallel algorithms
As second ingredient to our many-core parallel algorithms, we expect to have
access to a parallel library of standardized (many-core parallel) algorithms
similar to the C++ Standard Template Library (STL) algorithms library. We
e.g. need reduce, stable sort, scan, ... These algorithms are expected to
be realized as one function call that is executed on data in global memory.
The many-core parallel implementation of these algorithms is assumed to be
extremely optimized and given e.g. by the vendor. On GPUs an implementa-
tion of STL-like algorithms is available via the Thrust library [7]. Alternatives
include, but are not limited to ArrayFire [41] (supporting GPUs, CPUs and
Xeon Phi) and Boost.Compute [37] (supporting multi-core CPUs and GPUs).
In addition, we assume to have appropriate BLAS libraries for a given many-
core device.
4 Many-core parallel programming patterns for H matrices
As motivated before, we introduce in the following a set of parallel program-
ming patterns that are necessary for algorithms based on H matrices.
4.1 Parallel tree traversal
In the following, we introduce a fully parallel tree traversal algorithm, which
is related to ideas in [29,31]. It on-the-fly builds and traverses a tree. The
tree traversal algorithm is given in Algorithm 4. An input tree T = (V, γ, µ)
is assumed to have height h(T ), levels l ∈ {0, . . . , h(T )} and nodes v ∈ V
of arbitrary order. The algorithm is designed such that we only store nodes
V (l) := {v ∈ V | level(v) = l} and V (l + 1) for two consecutive levels l and
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Fig. 1 The many-core parallel tree traversal parallelizes over the nodes on a given level of
the tree. Our algorithm is here exemplified for nodes containing numbers.
l + 1. All other data is created level-wise and discarded after a new level has
been successfully created. The nodes v ∈ V (l) and v′ ∈ V (l + 1) are stored
in global arrays node data old and node data. In addition, we need for level
l+ 1 the number of children per node |γ(v′)| (stored in child count) and the
offset of the data of the child nodes (child offset). Figure 1 illustrates these
arrays.
The algorithm works as follows: Let us assume for now that the arrays per
level can have arbitrary size and that we are on level 0 ≤ l < h(T ) and the only
available data is the node data. We first invoke a kernel compute child count
with the number of threads equal to the number |V (l)| of nodes on that level,
thus the number of valid entries in the node data array. In each thread,
we independently compute for each node v ∈ V (based on the node data)
the number of children |γ(v)| that shall be created on the next level. This
computation is problem-dependent. In case of the cluster tree, it e.g. holds
|γ(v)| ∈ {0, 2}. The number of children is stored at the same offset in the
array as the given node data. In a next step, we have to compute the offsets
for the node data on the next level, i.e. child offset. This can be done by an
exclusive scan operation initialized to 0. The entries of child offset then
become [0, child count[0], child count[0]+child count[1],...]. The
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Algorithm 4 Many-core parallel tree traversal
procedure traverse(root) . Traverse a tree with given root data
allocate node data, node data old, child count, child offset
node data[0] ← root data
l← 0
|V (l)| ← 1
while |V (l)| > 0 do . Handle tree levels as long a there are nodes
compute child count<|V (l)|>(child count, node data)
. Problem-dependent kernel to compute the number of children per node
exclusive scan(child offset, child count, 0, |V (l)|)
|V (l + 1)| ← child offset[|V (l)|] . Set total number of children of next level
node data old ← node data
compute children<|V (l)|>(node data, node data old, child count, child offset)
. Problem-dependent kernel to compute the content of the children
l← l + 1
end while
end procedure
output of the scan operation contains as additional number (at the end of the
set of valid entries) the total number of children |V (l+1)|. The last step on level
l is the creation of the node data V (l+1) on level l+1. This is again done using
a kernel with the number of threads equal to |V (l)|. Each thread then inde-
pendently computes the new entries taking the storage location in node data
for level l+ 1 from child offset. This finishes the computation for one level.
The whole process is iteratively proceeded over all levels 0 ≤ l < h(T ). To
start the tree traversal on level zero, i.e. the root of the tree, the node data
array is initialized with a single entry. A full example of a tree traversal is
given in Fig. 1 and the algorithm is stated in Algorithm 4.
We next have to discuss how to deal with the array allocation, knowing that
the required size of the storage arrays differs between the tree levels. Here, we
have two options. The first option would be to pre-allocate the arrays to a fixed
size maxl∈{0,...,height(T )} |V (l)|. This, of course, requires to know this number
beforehand or to have a suitable upper bound for it. Very often, this is not the
case. The second option is a dynamic allocation of the array size for the next
level. This size can be predicted based on the information in the child count
array. In case a reallocation of memory is a very expensive operation on a given
target architecture, one could also apply hybrid approaches such as adapting
the size of the arrays only if a given array (of large size) would be too small
for the next level. In our implementation on GPU, a global reallocation of the
memory is a very efficient operation. This is why we have chosen to use the
dynamic allocation approach.
Finally, we should have a look at the properties of the algorithm in terms
of the use of the many-core processor. It becomes obvious that the number of
utilized parallel threads on the first few levels is very low. That is, the proposed
algorithm makes no full use of the many-core processor on the first levels. This
might become an issue if many tree traversals on small trees are considered and
if the tree traversal operation itself is the dominant operation in an application.
However, both is not the case in our application: The trees are very large and,
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Fig. 2 By batching individual subproblems into one big array, it becomes possible to utilize
a many-core processor much better.
as we will see in Section 6, the tree traversal operation makes only a very small
fraction of the overall H matrix setup / application process. Therefore, we
consider our tree traversal method efficient enough for our needs. In case higher
utilization of the many-core processor is needed, efficient solutions become very
architecture-specific. In case of GPUs, there is work on tree traversal by work
queues [17], which, however, makes explicit use of knowledge on the hardware
and which somehow even breaks the programming model initially considered
for GPUs.
4.2 Batching many similar non-equally sized compute tasks
We next want to discuss how to make optimal use of a many-core processor in
case there is an identical computing task which shall be applied to m different,
non-equally sized arrays b0, b1, . . . , bm−1 of sizes nb0 , nb1 , . . . , nbm−1 . Figure 2
gives an example of such arrays. The easiest way to consider a parallelization
on many-core hardware would be to loop over all arrays bi and to perform
the necessary many-core parallel operations individually to each array. This is
efficient as long as the many-core processor is sufficiently utilized. However, we
here consider arrays of changing and usually small size. In this case, a major
part of the many-core processor is not used. Therefore we propose to use the
technique of batching of the necessary computations, cf. [15,1], in order to use
the full processor while speeding up the calculation.
The first step in batching is to put all sub-arrays or batches bi consecutively
in a batched array of size nb :=
∑
i nbi , cf. Fig. 2. We next have to distinguish
between transformation operations and reduction operations on that batched
array. A transformation on each batch applies changes individually to each
entry of each batch, i.e. there is no interaction between the data entries. Ap-
plying a transformation to each batch is therefore equivalent to applying the
same transform to the full batched array. Therefore, in case of transformations,
we apply one operation to the full batched array.
In contrast, reduction operations (such as sum, minimum, maximum, norm,
etc.) require the interaction of all entries within a batch. Therefore, we need
a different strategy. The STL-type algorithm reduce by key is applied to the
full batched array and computes, in parallel, batch-wise reductions. The action
of the method is shown in Fig. 3 for a maximum reduction operation. We
introduce a keys array of integer values. A series of identical numbers in
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Fig. 3 Reduction operations (e.g. maximum computations) for several sub-problems can
be handled in parallel by a reduce by key operation, where identical consecutive entries in
batch keys mark the individual sub-problems.
Fig. 4 The construction of an array of keys for batching involves marking boundaries of
the batches and an exclusive scan operation.
Algorithm 5 Many-core parallel key generation for batching
procedure create keys(batch bounds, batch keys, nb, m)
init<nb>(keys, 0)
set batch bounds in keys<m>(keys, batch bounds, batch key)
exclusive scan(keys, keys, 0, nb) . Write exclusive scan on keys to keys
correct upper bounds in keys<m>(keys, batch bounds, batch key)
return keys
end procedure
the keys array marks one batch. The method reduce by key then applies the
reduction operation per subset and builds up a small array of size m containing
the reduction results and the keys reduced to a single number.
To compute the keys, we need an additional parallel algorithm, cf. Algo-
rithm 5. It takes an array of boundaries (batch bounds) of each batch bi and an
array (batch keys) of keys kbi per batch as input. The procedure to create keys
for batching is exemplified in Fig. 4. We initialize (by a kernel of nb threads)
the keys array to zeros. Then, the kernel set batch bounds in keys of m
threads is invoked, where each thread independently writes the key kbi and the
Algorithmic patterns for H-matrices on many-core processors 15
Fig. 5 By the use of atomic operations it is easily possible to create a write-only parallel
output queue. In the above example, two threads concurrently add four entries to the head
of the queue.
negative key −kbi to the lower and upper bound of each batch in the batched
array, cf. Fig. 4. Then an exclusive scan operation (adding elements) is exe-
cuted on the full batched array. This sets the correct keys almost everywhere,
except at the upper boundary of each batch. Therefore a second kernel of m
threads is invoked to correct the upper bounds of each batch bi to kbi .
In some cases, the size nb of the batched array is too large to be kept
in the memory of the many-core processor. Such cases can be handled by
appropriately partitioning the batches bi into subsets of batches which are
then handled as before.
A crucial property of the approach presented here is its independence of
the size and the number of batches. The runtime for this approach is almost
constant with the size nb. This is a strong advantage over strategies that
directly rely on the use of the different parallelization hierarchies (thread blocks,
grids on GPUs and vectorization, shared-memory parallelism, etc. on Xeon
Phi).
4.3 Parallel output queues
In some cases, we need to create what we define as write-only parallel output
queues. Such queues can only be filled (in parallel). Removal of data or reading
the head of the queue during the enqueueing process is not required. Instead,
the stored queue data is handled as one array as post-processing step. As an
example for such a queue, let us consider a parallel tree traversal in which
(unordered) tasks are created in each leave. Instead of executing the task
during the tree traversal, we can, in parallel, put them in a queue. The actual
execution of the tasks can be issued afterwards as new parallel operation.
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Fig. 6 Left: By sorting a set of arbitrary points following their Morton codes, a spatial data
structure is imposed. Right: Dividing the set of ordered points in to equally sized subsets
implicitly creates clusters.
The implementation of our parallel output queue, relies on an underlying
global memory output array of appropriate size. If we cannot predict the size,
we can also apply dynamic memory allocation approaches, as above. We store
a pointer to the head and the tail of the queue in global memory. Whenever
a put operation is issued in a thread of a kernel, the head pointer is moved
accordingly by an atomic operation while storing the old head in the same
operation. The old head is used as output address to write the data in the
queue. Figure 5 summarizes and exemplifies the approach.
4.4 Spatial data structure by Z-order curves
We use a Z order space filling curve [32] to introduce a spatial data structure
on top of the input point set Y. This idea is based on [29]. The core idea is to
assign each point in Y a Morton code, which is an integer value. By ordering the
elements of Y following their Morton codes, two consecutively ordered points
get spatially close to each other, cf. Fig. 6. The implicit spatial structure
introduced by the Morton ordering strongly simplifies the construction of the
cluster tree. Whenever we have to split up a given cluster into two spatially
distinct clusters in cardinality-based clustering, we only have to divide a given
ordered point array into two parts, i.e. the first halve of the elements builds
the first subset and the second half of the elements builds the second subsets.
That is, spatial operations get reduced to array operations.
Our implementation follows the lines of [29]. We here assume that the
reader has some knowledge about the construction of Morton codes. For de-
tails, see e.g. [8]. It is trivially parallel to compute Morton codes for a point set.
Algorithm 6 summarizes the corresponding parallel kernel
compute morton codes. Per parallel thread / point coordinate, it iter-
ates over the dimensions of the point coordinates, where it transforms the
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Algorithm 6 Computation of Morton codes
procedure compute morton codes<|Y|>(coords)
for each thread t = 0, . . . , |Y| − 1 in parallel do
current code ← 0
for i = 1, . . . d do
code current dim ← compute fixed point representation(coords[i][t])
code current dim ← stretch bits(code current dim, i, d)
current code ← interleave(code current dim,current code, i)
end for
morton codes[t] ← current code
end for
return morton codes
end procedure
floating-point representation of the coordinate entry to a fixed-point represen-
tation. Next, the bits of the fixed-point representation are stretched. Finally,
the stretched bits are interleaved dimension-wise such that the final Morton
code is constructed. Sorting the points following their Morton codes is an
operation of log-linear complexity for which we assume to have an STL-like
operation, cf. Section 3.2.
5 Many-core algorithms for H matrices
In the following, we use the beforehand discussed general parallel algorithmic
patterns to construct algorithms for the many-core parallel construction of H
matrices and the H matrix-vector product.
5.1 Data structures
We collect the points Y in instances of a struct point set. The struct contains
a multi-dimensional array coords of coordinates, the dimension of the points
and the number of points |Y|. The ordering of the point coordinates in array
coords follows the Morton order of Y, cf. Section 4.4. Note that, since the
data structure is constructed following the Morton order while the vector x
involved in the H matrix-vector product is stored following the original point
ordering, we have to permute the vector x in the matrix-vector product or
once at the beginning.
As described in Section 2, the H matrix method strongly relies on sub-
blocks Aφ,Y×Y |τ×σ of matrix Aφ,Y×Y , which are constructed over index blocks
τ × σ ⊂ I × I. As we will see, clusters τ ⊂ I will always correspond to points
which are (by Morton ordering) consecutively stored in coords. Therefore,
we can define τ by index ranges {il,·, il,· + 1, il,· + 2, . . . , iu,·} pointing to the
storage location in coords. That is, each cluster τ is represented just by the
lower and upper index bounds il,· and iu,·.
In our implementation, we collect the nodes w ∈ VI×I of the block cluster
tree TI×I in instances of structs work item. In addition to the lower and upper
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Fig. 7 The boundary box computation is sped up by computing boundary boxes of each
subset once. They are stored in bb lookup table and accessed via a map between work items
and the lookup table.
index bounds for sets τ and σ, this struct defines storage for bounding boxes
for the points corresponding to clusters τ , σ and an admissibility flag.
5.2 Block cluster tree traversal
The construction and traversal of the block cluster tree is based on a modified
version of the tree traversal procedure presented in Algorithm 4. Each node
w ∈ VI×I is an instance of a struct work item, cf. Section 5.1. The root node
is initialized to the set I × I. Before computing the number of children via
compute child count, we compute the bounding box lookup table and the
map to the bounding box lookup table, cf. Section 5.3. A special instance
of the compute child count method evaluates the admissibility condition
(3) using the precomputed bounding boxes and writes the number of children
according to that result. The generic compute children method is replaced
by a method that – depending on the admissibility condition – either creates
new children by splitting up the index sets corresponding to each cluster τ or
puts the node as admissible or non-admissible leave node to a parallel work
queue work queue of work item structs, cf. Section 4.3.
5.3 Batched bounding box computation
As part of the traversal of the block cluster tree, we have to evaluate the ad-
missibility condition (3) for index blocks τ × σ involving the bounding boxes
of τ and σ in each node. In the following, we will discuss an algorithm to con-
currently compute the bounding boxes for clusters τ , σ in all nodes on a given
level l of the cluster tree. The algorithm is based on batching, cf. Section 4.2.
We collect the set of nodes on a level l of the block cluster tree, i.e. VI×I(l),
in the array node data of length |VI×I(l)| composed of structs work item and
have the input points Y in an instance of struct point set, cf. Section 4.4. As
simplification, we only consider the concurrent computation of the bounding
boxes for one cluster set, e.g. τ , in each node.
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Algorithm 7 Compute bounding box lookup table
procedure compute bounding box lookup table(node data, coords, l, |VI×I(l)|)
(lower bounds, upper bounds) ← get index bounds(node data)
stable sort(lower bounds)
stable sort(upper bounds)
unique(lower bounds, unique lower bounds)
unique(upper bounds, unique upper bounds)
lookup table size ← |lower bounds|
batch bounds ← (unique lower bounds, unique upper bounds)
sequence(unique set indices, lookup table size, 1)
init<|Y|>(batch keys,0)
batch keys ← create keys(batch bounds, unique set indices, |Y|, lookup table size)
(coord maxima, output keys) ← reduce by key(coords,batch keys,maximum)
(coord minima, output keys) ← reduce by key(coords,batch keys,minimum)
remove by key(coord maxima, output keys, 0) . Remove invalid compute results
remove by key(coord minima, output keys, 0)
bb lookup table ← (coord minima, coord maxima)
return bb lookup table
end procedure
By construction, many nodes w ∈ VI×I(l), i.e. on the same level of the
block cluster tree, contain identical clusters (not blocks), we e.g. have τ1×σ1 =
γ(w1), τ2 × σ2 = γ(w2) while τ1 = τ2. Therefore, we first identify the set of
unique clusters. We then create a lookup table bb lookup table storing for
each unique cluster the bounding box information. In addition, we need a map
from a node in node data to the entry in the lookup table. Figure 7 exemplifies
this idea.
Algorithm 7 describes our approach to compute the entries of the lookup
table bb lookup table. Function compute bounding box lookup table
gets as input the coordinate array coords of the input point set Y, the
nodes VI×I(l) on level l in node data, and further size information. First,
the lower index bounds il,1 and upper index bounds iu,1 are extracted from
each node and stored in arrays lower index bounds and upper index bounds.
By construction, the (block) cluster tree traversal based on Z-order curves
only creates clusters that do not overlap and that, for a given lower index
bound, will always have the same upper bound. Therefore, we can use par-
allel sorting and unification methods to identify the set of unique clusters.
The unique clusters are collected (by their lower and upper index bounds)
in unique lower index bounds and unique upper index bounds. The final
step is to compute the coordinate minima and maxima in each subset. This
step follows the ideas on batching, cf. Section 4.2. The batched array is the ar-
ray of coordinates. The bounds for the batches are given by the unique lower
and upper index bounds and the keys for the batches are the sequence of
numbers {1, 2, . . .}. Results in the batched computation that are associated to
points in Y and not being part of any subset are finally removed by removing
all batched compute results associated to the key 0.
Our approach to compute the map between the nodes in node data and the
lookup table is summarized in Algorithm 8. Again, we first get the lower and
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Algorithm 8 Generator for map to bounding box table
procedure create map for bounding boxes(node data, l |VI×I(l)|)
(lower bounds, upper bounds) ← get index bounds(node data)
sequence<|VI×I(l)|>(permutation, |VI×I(l)|) . permutation ← {0, 1, . . . , |VI×I(l)|}
stable sort by key(permutation, lower bounds)
init<|VI×I(l)|>(map, 0)
set bounds for map<|VI×I(l)|>(map, lower bounds)
inclusive scan(map, map, 0, |VI×I(l)|)
permute map<|VI×I(l)|>(map, permutation)
return map
end procedure
Fig. 8 Creating the map between a work item and an entry in the lookup table requires
sorting a compute kernel and a scan operation.
upper index bounds. Then, without loss of generality, we sort the lower bounds
of the subsets and keep the applied permutation in permutation. Next, we
create a global array map of length |VI×I(l)| and initialize it to “0”. The parallel
kernel set bound for map of |VI×I(l)| threads then sets a “1” in map wherever
there are two different subsequent entries in the sorted lower bounds. By
an inclusive scan on map, we create growing indices in map marking identical
entries in lower bounds. The result is exemplified in Fig. 8. We finally permute
back map by kernel permutation with |VI×I(l)| threads leading to the required
map.
5.4 Numerical linear algebra
During the block cluster tree traversal, an array work queue of work item
structs is constructed (via the parallel output queue), cf. Fig. 9. It contains the
matrix sub-block information of blocks which are either approximated by ACA
or directly constructed as dense matrices, i.e. admissible or non-admissible.
Note that we did not evaluate a single matrix entry up to this point. So we
only work on meta data. We initially decompose the work queue into two
according sub-arrays aca work queue and dense work queue, cf. Fig. 9. For
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Fig. 9 Left: The work queue generated during the block cluster tree traversal only contains
meta information. No matrix element has been evaluated, yet. Right: The work queue is
split up into admissible and non-admissible work elements (ACA vs. dense) before it is used
as ordering for the batched linear algebra operations.
the sub-matrices represented by the entries of these arrays, we either apply
adaptive cross approximation or dense matrix-vector operations.
In classical (sequential) H matrix implementations, both, the factors U
and V of the adaptive cross approximation and the dense matrix blocks are
precomputed during an initialization phase and then stored in memory. This
is due to the fact, that often, e.g. in boundary element methods, the evalua-
tion of a single matrix entry is already considered very expensive, a storage
operation in memory is relatively cheap and large amounts of (CPU) memory
are available. Using many-core processors, this balance is somewhat different.
Here, evaluating matrix elements is often much faster. However storing data in
global memory, i.e. not keeping it in the local memory of the kernel, is rather
expensive. Moreover, the memory of many-core processors is often very lim-
ited. Therefore, we adapt the classical strategy to the abilities of many-core
processors in the following way: We normally always re-compute all low-rank
approximations and re-assemble dense matrices during each application of the
fast matrix-vector product. Thereby we do not run into the very strong mem-
ory limitations of many-core processors. However, we also add the option to
pre-compute the construction of the factors U and V in the adaptive cross ap-
proximation once, while using these factors during many matrix-vector prod-
ucts. Note however that this is very memory-consuming. A pre-computation
of the dense sub-blocks is never done.
In the following, the details of the batched computation and application
of the adaptive cross approximation and the dense matrix-vector products are
presented.
5.4.1 Batched adaptive cross approximation
We apply batching to compute and apply adaptive cross approximations for all
ACA elements in the aca work queue. The storage pattern is to consecutively
store elements u
(0)
l ,u
(1)
l , . . .u
(m−1)
l in memory, where a single ACA sub-matrix
U (i) is given as U (i) = (u
(i)
1 u
(i)
2 . . .u
(i)
k ). The top index is the batch number
and l is the index of the rank-one information. The blocks of batched rank-one
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Fig. 10 In the batched version of the adaptive cross approximation, the columns of the
low-rank factors Ul and Vl are stored consecutively in memory. The brown arrows indicate
the order in memory while the black arrows indicate threads in the parallelization.
information is then stored consecutively for l = 0, . . . , k − 1, where k is the
maximum number of ranks that is initially given as user argument. Figure 10
shows this storage principle.
In the batched ACA computation, we first set up several meta data arrays
describing mainly mappings between the batched ACA data, indices of the
input point set and the work items in the aca work queue. These mappings
are used to have constant-time access in kernels being parallelized over the
points, over the aca work queue entries or over the batched ACA data. We can
compute these maps similar to the approaches presented e.g. in Algorithm 5.
Then, we execute the classical ACA algorithm in a batched version. That is,
simple transformations can be applied directly to the full batched array while
batch-wise reductions are handled as described in Section 4.2.
Note that the ACA algorithm has an data-dependent iterative behavior,
e.g. in case of pivoting. That is, the algorithm might need different numbers
of iterations for different batches. We cope with this by introducing a voting
mechanism which stops iterations on batched data, whenever all batches have
finished their work. A drawback of this approach is that the runtime for the
batched version is bound from above by the slowest batch. However, from our
practical tests, this has never been a performance issue.
Depending on the choice of pre-computing or directly applying the low-
rank factors U and V , we either keep these factors in global memory for later
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use or we directly apply them using BLAS library calls for dense matrix-vector
products.
If we choose to recompute the ACA during each matrix-vector product, we
further have the opportunity to split up the whole batched ACA computation
to several smaller batched ACA operations. This allows to approach much
larger matrices, which would otherwise not fit into GPU memory. To make
this possible, we have to choose the number m of matrix batches per batched
matrix. We have designed a heuristics, which fills up a batched matrix with
matrices of size nbi × k as long as
∑
i nbi is smaller than a threshold bsACA,
i.e. the batching size for ACA. As we will see in Section 6.6.1, the choice of
this batching size parameter is important for the performance of the code.
5.4.2 Batched dense sub-matrix application
The application of the dense sub-matrix matrix-vector products is also done
in a batched, parallel way. Analogously to the batched ACA computation, we
first assemble, entirely in parallel, a larger number of dense sub-blocks using
an appropriate compute kernel. The storage principle is similar to the one
presented in the previous paragraph, i.e. we stack the dense matrices of size
nbi × n′bi on top of each other. To get a simpler representation in memory, we
pad all batched sub-blocks by zero columns such that they have all the same
column count maxi n
′
bi
. Afterwards, we use a batched version of BLAS for the
dense matrix-vector products.
As in the case of batched ACA computation, we have designed a heuristics
to create batches of fixed maximum size. In case of the batched dense matrix-
vector products, we choose to keep the total batch storage size smaller than a
threshold bsdense,
max
i
n′bi ·
∑
i
nbi ≤ bsdense .
6 Results
In this section, we evaluate the performance of the above described many-core
parallel algorithms in the concrete GPU implementation hmglib [45] by the
author. The library is available via GitHub and is licensed under LGPL License
Version 3.0. This implementation only covers the H matrix construction or
setup and H matrix vector product for a matrix Aφ,Y1×Y2 for a given kernel
function φ and sets Y1 and Y2. It is not intended to be feature-complete,
i.e. providing the full H matrix algebra. Instead, it is a test bead for the above
discussed many-core parallel algorithms. Nevertheless, it is possible to solve
linear systems of type (1) by using the iterative dense linear solvers library
MPLA [44] by the author (open source, available on GitHub), which has an
interface to hmglib. However, the objective of this benchmark chapter is to
stick to the discussion of the construction and the H matrix-vector products,
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avoiding to confuse the reader by solver details and with two different library
implementations.
In the following, we start our discussion by giving brief details on the library
hmglib with the targeted hardware and applied external many-core parallel
libraries. Afterwards, we introduce a model problem and show empirically that
the implemented approximate matrix-vector product converges exponentially
in the number ranks used in the adaptive cross approximation for the given
model problem. Since the main goal is, to get a code of optimal complexity,
we check the runtime complexity of hmglib by numerical experiments. There-
after, we give details about the performance improvements made by batching.
In fact, these performance improvements are the most relevant ones for our fi-
nal results. We finish this section, by comparing the runtimes of hmglib against
a reference CPU implementation. Note here, that we will compare a sequen-
tially used multi-purpose state-of-the-art, open source library for hierarchical
matrices (H2Lib [10]) with a very specific, parallel many-core implementation.
This comparison is non-optimal. Therefore, the results of this study are only
treated as a rough hint towards the actual performance improvement by using
hmglib.
6.1 GPU implementation hmglib
The library hmglib [45] is implemented for graphics processing units of
NVIDIA Corporation. Our notion of a compute kernel from Section 3.1 can
be easily mapped to the compute kernels in the C language extension CUDA
for programming NVIDIA GPUs. Note however, that an implementation in
OpenCL (for NVIDIA and AMD GPUs) or OpenMP with extensions for In-
tel Xeon Phi devices should be equally simple. Within our hand-implemented
CUDA compute kernels, we always use a so-called block size of 512, i.e. 512
threads are bundled in a block with common shared memory (which we actu-
ally do not explicitly use). hmglib uses the CUDA Toolkit 8.0. It is compiled
with optimization parameter -O3. As CPU code compiler, gcc 4.8.5 is used.
Within our many-core parallel algorithms in Section 5, we launch, beside
of compute kernels, library calls for general many-core parallel STL-type algo-
rithms. In hmglib, the library Thrust, which is delivered as part of the CUDA
Toolkit, provides these STL-type algorithms. Thrust contains all the necessary
parallel algorithms and delivers decent performance for GPUs. Moreover, we
use BLAS-type operations of the library CUBLAS, which is also delivered as
part of the CUDA Toolkit. In case of the batched application of dense matrix-
vector products, we apply the state-of-the-art GPU Lapack library Magma 2.2.0.
There, we specifically use the batched multiplication
magmablas dgemv vbatched.
hmglib allows to select, whether batching is applied in the matrix-vector
product, or not. Moreover, it is possible to switch on the pre-computaion of
the low-rank factors in the adaptive cross approximation. This requires a lot
of GPU memory. However, H matrix-vector products can be applied faster if
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the low-rank factors do not have to be recomputed for each multiplication. Re-
member that in CPU-based H matrix implementations, the dense sub-blocks
of the approximated matrix are often pre-computed, too. This is not done
here, due to limited GPU memory and very fast matrix assembly on GPU. All
calculations are done in double precision.
6.2 Model problem
All benchmarks consider matrix-vector products of the form
Aφ,Y×Yx
with
Aφ,Y×Y =
 φ(y1,y1) · · · φ(y1,yN )... . . . ...
φ(yN ,y1) · · · φ(yN ,yN )
 , x ∈ RN .
where Y := {y1, . . . ,yN} ⊂ Ω is a set of N points in a space Ω ⊂ Rd and
φ : Ω × Ω → R is a bivariate kernel function operating on that domain. We
specifically choose Ω = [0, 1]d with d = 2, 3. Moreover, the point set is a Halton
sequence, i.e. a quasi Monte-Carlo sequence, of length N in d dimensions. This
choice corresponds to the typical setup in kernel-based approximation on the
unit square / cube. We test the implementation with different (unscaled) kernel
functions, namely the Gaussian kernel
φG(y,y
′) = e−‖y−y
′‖2
and a Mate´rn kernel [16, Section 4.4]
φM (y,y
′) =
Kβ− d2 (‖y − y
′‖)‖y − y′‖β− d2
2β−1Γ (β)
,
where Kν is the modified Bessel function of second kind of order ν and Γ is the
gamma function. We choose β−d2 = 1. The resulting matrixAφM ,Y×Y shows up
in first-order convergent function interpolation schemes in kernel-based inter-
polation [16, Theorem 14.5, Example 15.4] for appropriately smooth functions.
The norm ‖ · ‖ is the usual Euclidean norm of appropriated dimensionality.
This model represents the application fields of mesh-free kernel-based ap-
proximation, (non-regularized) kernel ridge regression and, in some cases,
Gaussian process regression.
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6.3 Hardware setup and time measurements
While a major part of the development work has been carried out on the cluster
Titan at Oak Ridge National Lab, the benchmarking was done on the PSG
Cluster of NVIDIA Corporation. On the latter one, IBM S822LC compute
nodes with IBM POWER8 architecture were used. They are each equipped
with two 10-core IBM POWER8 processors at 2.86 GHz, 512 GB RAM and
four NVIDIA Tesla P100 SXM2. Only one out of these four GPUs was used.
Our CPU performance comparison is done on the same platform. Additionally,
we give timings for a standard iMac with Intel Core i5 processor at 3.2 GHz
and 16 GB RAM.
Whenever we use GPU-based calculations, we use CUDA Events to get
very accurate time measurements. The time required by potentially necessary
data transfers between GPU and CPU is always included. However, we assume
the initial data, i.e. the point set Y to reside in GPU memory. In case of
CPU-based H matrix benchmarks, we use the gettimeofday command to do
the measurements. All measurements (GPU and CPU) are averaged results
over five trials of a H matrix construction or a H matrix-vector product with
different random vectors x.
6.4 Convergence of the matrix-vector product approximation
We start our experiments by checking the convergence of our H matrix imple-
mentation for growing ACA rank k for all discussed kernel functions in two
and three dimensions and problem size N = 32768. Furthermore, we choose
Cleaf = 256 and η = 1.5. All other parameters are not relevant for this con-
vergence study. As for the performance measurements, we perform five runs
and average over each result. The error in each run is the relative error
erel =
‖H(Aφ,Y×Y)xrand −Aφ,Y×Yxrand‖2
‖Aφ,Y×Yxrand‖2
for a random input vector xrand. H(Aφ,Y×Y) is the H matrix approximation
of the full system matrix Aφ,Y×Y . Note that we are strongly limited in the
problem size N since we do all computations on GPU and therefore have to
do the full matrix vector product Aφ,Y×Yxrand in GPU memory.
Fig. 11 shows on the left-hand side the convergence results for d = 2 and
the two different kernels from the model problem. Our implementation delivers
exponential convergence in the number k of ranks used in the adaptive cross
approximation. The same test is repeated for dimension d = 3 with similar
results. Since the results for Gaussian and Mate´rn kernel are almost identical,
we will, in the following paragraphs, restrict ourselves to performance studies
for the Gaussian kernel.
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Fig. 11 For fixed problem size N = 32768 and growing number of ranks in the adap-
tive cross approximation, the H matrix-vector product converges to the full matrix-vector
product with exponential convergence for dimensions d = 2 (left) and d = 3 (right).
6.5 Runtime complexity and performance of the GPU-parallel code
The crucial objective of an implementation of the hierarchical matrix method is
to achieve the optimal runtime complexity of O(N logN) for the matrix-vector
product at fixed rank k. However, very often, high (pre-asymptotic) runtime
performance on many-core hardware is only achieved by sticking to algorith-
mic simplifications of worse complexity but higher performance. The following
empirical study shall show that theHmatrix implementation in hmglib, which
is based on our many-core parallel H matrix algorithms from Section 5, actu-
ally achieves the required O(N logN) runtime complexity. To study this, we
choose η = 1.5, Cleaf = 2048, k = 16, bsdense = 2
27 and bsACA = 2
25, use
batching and carry out performance measurements for growing problem size
N .
We first discuss the runtime complexity of the setup of the spatial data
structure. While computing the Morton codes for all points yi is of complexity
O(N), sorting the points following the Z order curve is a O(N logN) operation.
This is reflected by our empirical study shown on the left-hand side of Fig. 12.
For d = 2 and d = 3 we observe a runtime complexity of O(N logN) after
some pre-asymptotic range. The same behavior is observed for the construction
and the traversal of the block cluster tree. Runtime results for this case are
given on the right-hand side of Fig. 12. Note again that it is non-trivial to get
the optimal complexity for such a complex many-core parallel code. Figure 12
further outlines that the spatial data structure setup and the tree traversal is
actually very fast. Even for N = 226, i.e. an approximation of a dense matrix
of roughly 67 × 67 million entries, we only need roughly 0.4 seconds for the
spatial data structure and about 3 seconds for the tree traversal (for d = 3).
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Fig. 12 Even for the largest problem size of 226 ≈ 67 million unknowns, the time for the
spatial data structure setup is below 0.5 seconds (left). The tree construction and traver-
sal requires less than 3 seconds for 226 unknowns, while matching the required runtime
complexity of N logN (right).
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Fig. 13 The H matrix-vector product shows the optimal algorithmic complexity of
O(N logN). The operation is slightly more expensive if used on points in tree dimension
(right) in contrast to points in two dimensions (left). Using pre-computation for the ACA
factors leads to a performance improvement.
The second part of this runtime complexity study covers the application
of the fast matrix-vector product. Figure 13 shows the measurements of the
runtime for growing problem size N and different dimensionality d. Within
each performance plot, we further distinguish between measurements that were
done using a matrix-vector product with precomputed ACA factors and with
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on-the-fly computation of the ACA factors. Pre-computing the ACA factors
results in a performance improvement, which will be discussed in more detail in
Section 6.7. In the plot, the impact is not clearly visible due to the logarithmic
scaling of the axis. We cannot show runtime results with pre-computing for
problem sizes beyond N = 219 or N = 220 due to the limited GPU memory.
In all cases, we observe a runtime complexity ofO(N logN). Moreover, even
for a problem size of N = 225, i.e. an approximated matrix-vector product for
a dense matrix of 33× 33 million entries, we see a runtime of only 6 minutes
for a matrix-vector product on points in two dimensions.
6.6 Performance analysis of batching
Beforehand, we discussed the performance results of our implementation using
batching in all linear algebra operations, as discussed in Section 5.4. However,
it is important to know that batching is one of the crucial ingredients of this
code allowing for high performance of the overall method. To show the actual
impact of batching, we will analyse the performance with and without batching
in the linear algebra operations. However, before we come to this point, we
want to address the topic of parameter choice of the batching sizes bsdense and
bsACA.
6.6.1 Batching size influence
In Section 5.4, we introduced the parameters bsdense and bsACA as batching
sizes for the batching of the dense matrix-vector products and the batching
of the adaptive cross approximation. These parameters balance the memory
consumption against the performance improvement. To understand this rela-
tionship further, we benchmark the runtime of the batched dense matrix-vector
products and the batched ACA in the H matrix-vector product for different
batching sizes. It is done for N = 220, k = 16, η = 1.5 and d = 2. We consider
results for Cleaf = 1024 and Cleaf = 2048.
Figure 14 collects the results for the parameter studies in the batching size
for the batched dense matrix-vector products on the left-hand side and for
the batched ACA computation on the right-hand side. The choice of the leaf
size Cleaf has a considerable influence on the performance balance between
dense matrix-vector products and ACA. That is, larger leaf sizes lead to larger
runtimes in the dense matrix-vector products. However the ACA runtime is
reduced. The opposite holds for smaller leaf sizes. Moreover, the smaller leaf
size of Cleaf = 1024 in batched ACA leads to a higher memory consumption
for the batching, which limits us to a maximum of bsACA = 2
25.
The general tendency in the results in Fig. 14 is that increasing the batch-
ing size increases the performance to an optimum. Beyond this optimum, the
performance of the batching gets slightly worse. This performance improve-
ment up to an optimum is due to the improvement of the occupancy of the
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Fig. 14 The performance of batching strongly depends on the size of the batched array
or matrices that are used. This is clearly visible for the batching of dense matrix-vector
products (left) and adaptive cross approximation (right). The optimal batching size is only
slightly influenced by the choice of the parameter Cleaf .
GPU. That is, the GPU gets more work to do. Thereby, it can hide laten-
cies etc. behind parallel work. The slight performance degradation beyond the
optimum for larger batching sizes is maybe due to a slight over-subscription
of the GPU: The maximum throughput limit is hit, however, due to more
batches per batched operation, the data structure overhead becomes visible.
Note, however, that this latter reasoning is speculative.
Overall, choosing an appropriate batching size is rather simple. The rule
of thumb is to take it as large as possible (in terms of memory consumption)
and to accept the slight performance reduction for a too large batch size.
6.6.2 Performance improvement by batching
We next discuss the performance improvement for batched dense matrix-vector
products and for batched ACA. We use parameters N = 220, k = 16, η = 1.5,
d = 2, Cleaf = 2048, bsdense = 2
27 and bsACA = 2
25. Figure 15 summarizes
the results of this study with results for the batching of dense matrix-vector
products on the left-hand side and results for the batched adaptive cross ap-
proximation on the right-hand side. For a problem size of N = 220, the batched
application of the dense matrix-vector products is by more than a factor of 3
faster. We do not gain more, since, for Cleaf = 2048, we have a lot of large
dense matrix sub-blocks which very soon fully occupy the GPU.
In contrast, the performance improvement for the adaptive cross approxi-
mation is about a factor of 32 for N = 220. This strong impact is due to the
small amount of work that is done for each individual ACA computation and
is a significant contribution of this work.
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Fig. 15 We observe a significant performance improvement by roughly a factor of 32, when
using batching in the ACA computation (right). Batching dense matrix-vector products still
improves performance by roughly a factor of three (left).
To summarize, an efficient H matrix-vector product would not be possible
without ACA batching. However, it also pays off to do batching for the dense
matrix-vector products.
6.7 Performance comparison against H2Lib
In the following, we aim at relating the performance of hmglib to the CPU H
and H2 matrix library H2Lib [10] in the, at time of writing this paper, latest
available version. We have chosen H2Lib, since it is under active development
and an Open Source library. The H2Lib library implements an algebra for H
matrices and H2 matrices. That is, the library allows to construct, add, mul-
tiply, factorize, etc. H and H2 matrices. Moreover, it contains modules for the
solution of problems discretized by the boundary element method. Recently,
support for a GPU-accelerated H2 matrix setup for boundary element method
problems was added [11], as discussed in Section 1. H2Lib also contains some
support for shared-memory parallelism. However, it seemed to have no impact
on the performance of the H matrix construction and the H matrix-vector
product. Therefore, we used the sequential version, only.
As argued before, the comparison of our GPU implementation, which only
implements the H matrix-vector product, with this feature-complete sequen-
tial CPU implementation, which has been specifically optimized for H2 matri-
ces and boundary element method problems, is non-optimal by construction.
However, we add this comparison to somehow relate our performance results
to currently available software in the field.
In our performance benchmarks, we try our best to fit the H2Lib imple-
mentation to our GPU implementation, even if this means that we have to
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Fig. 16 We compare the runtime of the H matrix setup in the H2Lib (including the com-
putation of the ACA and all dense sub-blocks) with the setup in the hmglib library with (P)
and without (NP) pre-computing the ACA. The GPU-based implementation outperforms
the sequential CPU-based implementation by more than two orders of magnitude.
extend the H2Lib for this. To give an example, we added the ability to do
ACA for a fixed rank k, which was not available in the library, before. On
the IBM POWER8 platform, H2Lib is compiled with gcc 4.8.5 and the usual
optimizations and linked against the, at time of writing this article, latest avail-
able version of OpenBLAS. On the Intel architecture, it is compiled with the
same compiler, however linked against the default LAPACK implementation
of macOS Sierra 10.12.
We start the comparison with a benchmark of theH matrix construction or
setup phase. In case of the H2Lib this construction phase contains the spatial
data structure setup, the block cluster tree traversal, the pre-computation of
all low-rank factors and the assembly of all dense sub-blocks of the H matrix.
We choose η = 1.5 and Cleaf = 128. On the other hand, we choose η = 1.5,
Cleaf = 2048, bsdense = 2
27 and bsACA = 2
25 in the GPU implementation and
analyse the construction phase including pre-computation (P) of the ACA
factors or without (NP) such a pre-computation. Note that the leaf size Cleaf
has a significant impact on the performance on the method. Therefore, we
adapt it for the different architectures for best possible performance. All results
in this paragraph are computed for a fixed rank of k = 16 and dimension
d = 2. Since we observed very strong fluctuations of the runtime on the Intel
workstation, we always take the smallest runtime out of five trials on that
architecture to be as fair as possible.
Figure 16 gives the result for the first comparison. On the left-hand side,
runtimes of the setup phase are given for growing problem size. The diagram
on the right-hand side directly compares the results on the different archi-
tectures for fixed problem sizes. Due to limited memory, the benchmark is
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Fig. 17 The GPU-based H matrix-vector product outperforms the single-threaded CPU-
based H matrix vector product by one order of magnitude. By precomputing (P) the ACA
factors we get an increase in performance by about 60 %.
stopped for N = 219 on the Intel machine and for N = 220 on the GPU with
pre-computing. The benchmark on the POWER8 CPU system is stopped for
N = 220 due to large runtime. In case of the largest common problem size,
i.e. N = 219 ≈ 0.5 million points, the CPU implementation requires 782 sec-
onds and 451 seconds on the POWER8 system and the Intel system, respec-
tively. On the other hand, the GPU implementation only needs 1.3 seconds
with precomputing and 0.8 seconds without pre-computing. That is, it is more
than two orders of magnitude faster, However, note again that the setup phase
on CPU also pre-computes the dense matrix sub-blocks. Moreover, we compare
a sequential implementation with a strongly parallelized GPU implementation.
Even more, the single-threaded performance of the POWER8 system seems to
be limited, which is why we also included the Intel workstation in the bench-
mark. A more fair comparison would e.g. compare a parallel CPU code on 16
CPU cores with the GPU code. However, even in this case (assuming perfect
scalability on CPU), the GPU would outperform the CPU-based version by a
factor of twenty.
Our second comparative study targets the H matrix-vector product. It is
done with the same parameters as before. The results are given in Fig. 17.
While both GPU results and the POWER8-based result on CPU show the
usual complexity behavior, we observe a significant increase in runtime for
growing problem size on the Intel architecture. Right-now, the reason for this
behavior is not clear. This is why we exclude this result from our discussion,
here. Comparing the three remaining results, we observe a strong performance
improvement of the GPU-based runs against the CPU-based results. Compar-
ing again the results for N = 219, we see a runtime of about 17 seconds on
the CPU and a runtime of 2.7 seconds without ACA pre-computing and an
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improvement by about 60 % to 1.7 seconds with pre-computing on GPU. This
is still a remarkable performance improvement by a factor of 10 on GPU. How-
ever, comparing a (fictive) 16-core parallel CPU implementation with the GPU
results might result in a comparable performance between both architectures
(depending on the scalability assumptions for the CPU). At this point, we still
have to keep in mind that the CPU-based code assembles and stores all dense
matrix sub-blocks of the approximated matrix, beforehand, while hmglib re-
computes these on-the-fly due to memory limitations. Moreover, we still see
some room for performance improvements of the GPU implementation.
Overall, we conclude that a perfectly fair comparison is hardly possible.
CPU-based implementations rely much more on pre-computation and there-
fore might have a slight advantage for theH matrix-vector product in a 16-core
CPU to GPU comparison, while being much slower in the setup phase. The
new GPU-based implementation tries to balance the strong memory restric-
tions of GPUs with a general performance improvement. Based on the raw
numbers of the single-threaded CPU to GPU comparison, the GPU code out-
performs the CPU code by two orders of magnitude for the setup and by one
order of magnitude for the H matrix-vector product.
7 Summary
This work considered the reformulation of algorithms in the construction and
matrix-vector product of H matrices for many-core parallelism. As core tech-
niques, to get fast parallel performance of H matrices on many-core hardware,
we identified a parallel spatial data structure based on space filling curves,
parallel tree traversal and batching of many small, non-equally sized com-
pute tasks. On top of these basic building blocks, we designed algorithms for
many-core parallel H matrices. These algorithms were transferred to a refer-
ence implementation on a GPU, which results in the GPU H matrix library
hmglib. Our computation results section showed that the designed algorithms
lead to a fast GPU implementation. Compared to the sequential version of
the H2Lib library, we achieve more than two orders of magnitude performance
improvement on one Tesla P100 SXM2 GPU for the H matrix construction
and roughly one order of magnitude performance in the H matrix-vector prod-
uct. Note however that comparing the libraries and the underlying hardware
is somewhat difficult. Nevertheless, we tried our best to keep this comparison
fair.
In the future, our new algorithms shall be extended to the use in a distribu-
ted-memory, thus e.g. multi-GPU, context. This, however, involves to build an
appropriate load balancing for the work distribution of ACA computations and
dense matrix-vector products on an entire cluster of compute nodes equipped
with many-core hardware. Moreover, the heterogeneous nature, i.e. the exis-
tence of powerful CPUs and many-core devices, of current compute cluster
should also be addressed, in order to get an even higher performance out of
these systems.
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